ENGLISH 简体中文 日本語 한국어 

    Login | Register


   
 
Enter keywords or part number    





 
Overview

 


Suggested Components

 
Application Notes
 
New Product Announcements

 

Maxim Delivers the Highest Performance End-to-End Solutions for Wireless Infrastructure







Maxim > Solutions > Base Station/Wireless Infrastructure

High Speed Clock and Signal Distribution

DATA SHEETS
Display Title/Parts Key Advantages
QV  PDF Low-Jitter, Wide Frequency Range, Programmable Clock Generator with 10 Outputs
MAX3637

Low-Jitter PLL Clock Generator Eliminates the Need for Expensive Crystal Oscillators
QV  PDF Low-Jitter, Wide Frequency Range, Programmable Clock Generator with 10 Outputs
MAX3638

0.36ps Jitter PLL Clock Generator Eliminates the Need for Expensive Crystal Oscillators
QV  PDF Low-Jitter, Wide Frequency Range, Programmable Clock Generator with 10 Outputs
MAX3639

Clock Generator with Subpicosecond Jitter Replaces Expensive Crystal Oscillators
QV  PDF Low-Jitter, Precision Clock Generator with Three Outputs
MAX3625B

0.36ps Jitter PLL Clock Generator Eliminates Need for Expensive Crystal Oscillators
QV  PDF Low-Jitter Frequency Synthesizer with Selectable Input Reference
MAX3673

Industry's Best Jitter Performance Exceeds SerDes Reference Clock Specification
QV  PDF High-Performance, Dual-Output, Network Clock Synthesizer
MAX3674

1.6ps Cycle-to-Cycle Jitter and 0.8% Frequency Tuning
QV  PDF Low-Jitter, Precision Clock Generator with Four Outputs
MAX3624

0.36ps Jitter and Excellent Power-Supply Noise Rejection
QV  PDF 10MHz to 51.84MHz TCXO
DS4026

Digital TCXO Provides Extremely High Accuracy Over Wide Temperature Range
QV  PDF 2:1 Multiplexer and 1:2 Demultiplexer with Loopback
MAX9396

Multiplexer/Demultiplexer with 450mV Differential Output
QV    Universal GPS Receiver
MAX2769

Improve GPS and GALILEO Performance and Reduce Cost with the First Fully Programmable, Universal GNSS RF Receiver
QV  PDF Single/Dual/Quad/Octal TDM-Over-Packet Chip
DS34T101, DS34T102, DS34T104, DS34T108

Supports CESoPSN, SAToP, and TDMoIP Transport Over a Packet-Switched Network for Up to 8 E1/T1 Ports
QV  PDF Stratum 2/3E/3 Timing Card IC
DS3101

SONET/SDH Stratum 3/3E Compliant Timing Card IC
QV  PDF Stratum 2/3E/3 Timing Card IC
DS3100

A Complete SONET/SDH Timing Card on a Single IC
QV  PDF High-Precision Clock Generators with Integrated VCXO
MAX9450, MAX9451, MAX9452

First SONET Clock Generator with Integrated VCXO and Holdover for Replacing Expensive VCXOs and External Fail-Safe Logic
QV  PDF 3.3V Single-Piece 1Mb Nonvolatile SRAM
DS2045L

QV  PDF 3.3V Single-Piece 8Mb Nonvolatile SRAM with Clock
DS3065W

QV  PDF 3.3V Single-Piece 4Mb Nonvolatile SRAM with Clock
DS3050W

QV  PDF Multiple-Output Clock Generator with Spread Spectrum
MAX9492

Spread-Spectrum Frequency Synthesizer Designed to Generate Multiple Clocks for Clock Distribution in Network Routers or Switches
QV  PDF 3.3V Single-Piece 8Mb Nonvolatile SRAM
DS2065W

QV  PDF 3.3V Single-Piece 4Mb Nonvolatile SRAM
DS2050W

QV  PDF T1/E1/J1/64KCC BITS Element
DS26504

QV  PDF Single-Piece 256Kb Nonvolatile SRAM
DS2030AB, DS2030Y

QV  PDF Multiple-Output Network Clock Generator
MAX9489

Clock Generator Provides Multiple Clock Outputs Ideal for Network Routers
QV  PDF SFP Copper-Cable Preemphasis Driver
MAX3982

QV  PDF 8kHz Reference Clock Synthesizer with Multiple Outputs at 35.328MHz
MAX9486

Clock Generator Optimized for xDSL CO Line Cards and Telecom Systems Requiring Low-Jitter Clock Outputs
QV  PDF Octal T1/E1/J1 Transceiver
DS26528

QV  PDF Quad T1/E1/J1 Transceiver
DS26524

Low-Power, Low-Cost SCT Pin and Software Compatible with the Octal DS26528 and Makes Migration to Higher Ports Easy, Available in Lead-Free Packages
QV  PDF Anything-to-LVDS Dual 2 x 2 Crosspoint Switches
MAX9390, MAX9391

Dual, 2 x 2 Crosspoint Switches with Anything-to-LVDS Guarantee 1.50GHz Maximum Operating Frequency
QV  PDF LVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver
MAX9160

QV  PDF 400Mbps, Low-Jitter, Low-Noise LVDS Repeater in an SC70 Package
MAX9180

QV  PDF ECL/PECL Phase-Frequency Detectors
MAX9382, MAX9383

QV  PDF Low-Jitter, 800Mbps, 10-Port LVDS Repeaters with 100Ω Drive
MAX9153, MAX9154

QV  PDF Quad Bus LVDS Driver with Flow-Through Pinout
MAX9129

QV  PDF 10-Bit Bus LVDS Deserializers
MAX9206, MAX9208

QV  PDF 10-Bit, Bus LVDS Serializers
MAX9205, MAX9207

QV  PDF 800Mbps, LVDS/LVPECL-to-LVDS 2 x 2 Crosspoint Switch
MAX9152

QV  PDF Low-Jitter, 10-Port LVDS Repeater
MAX9150

Industry's Lowest-Jitter Multiport LVDS Repeater



Key Specifications:  Clock Generators
Part Number Applications fIN
(MHz)
fIN
(MHz)
fOUT
(MHz)
fOUT
(MHz)
Fixed or Continuous Frequency Output Levels Out-
puts
PLLs Program-
mability
Spread Spectrum Output Jitter
(ps)
VSUPPLY
(V)
Package/Pins
min max min max RMS
MAX3673 NEW!
3G Wireless Base Stations
Clock Distribution
Frequency Translation
Jitter Cleanup
61.44 307.2 61.44 307.2 Fixed LVPECL 9 1 - No 0.3 3.3
TQFN/56
MAX3674  General Purpose 16 16 21.25 1360 Continuous LVPECL 2 1
I2C
Pin
No 0.9 3.3
TQFP/48
MAX3624 
Ethernet
Fibre Channel
InfiniBand
PCIe
SONET/SDH
18 40.5 62.5 312.5 Fixed
LVCMOS
LVPECL
4 1 Pin No 0.14 3.3
TQFN/32
MAX9451 
Ethernet
Fibre Channel
GSM
SONET/SDH
UMTS
W-CDMA
0.008 500 15 160 Continuous HSTL 2 1 I2C No 0.8
2.5
3.3
TQFP-EP/32
MAX9450 
Ethernet
Fibre Channel
GSM
SONET/SDH
UMTS
W-CDMA
0.008 500 15 160 Continuous LVPECL 2 1 I2C No 0.8
2.5
3.3
TQFP-EP/32
MAX9452 
Ethernet
Fibre Channel
GSM
SONET/SDH
UMTS
W-CDMA
0.008 500 15 160 Continuous LVDS 2 1 I2C No 0.8
2.5
3.3
TQFP-EP/32
MAX9492 
Ethernet
General Purpose
10 25 25 133.3 Fixed LVCMOS 6 2 I2C Yes 4 3.3
TQFN/20
MAX9489 
Ethernet
General Purpose
10 25 25 133.3 Fixed LVCMOS 15 2 I2C No 48 3.3
TQFN/32
MAX9486 
T1/E1
T3/E3
xDSL
0.008 0.008 35.328 35.328 Fixed LVCMOS 6 2 - No 15 3.3
TSSOP/24
See All Clock Generators (27)

Key Specifications:  T/E Carrier & Packetized Products
Part Number Transmission Standard Functions Channels In-to-Out Clocks
(MHz)
VSUPPLY
(V)
EV Kit RoHS Available Package/Pins Smallest Available Pckg.
(mm2)
max w/pins
DS26524  T1/E1/J1 Framer + LIU 4 External Master Clock can be a multiple of 1.544 or 2.048 3.3 Yes Yes
CSBGA/256
289
DS26528  T1/E1/J1 Framer + LIU 8 External Master Clock can be a multiple of 1.544 or 2.048 Yes
CSBGA/256
289
DS26504 
64kHz Composite Clock - G.703 Level B
64kHz - G.703 II.1 Japanese 64kHz Clock
64kHz Composite Clock - GR378
64kHz - G.703 II.2 Japanese 6312kHz Clock
64kHz Composite Clock - G.703 Level A
T1/E1/J1
BITS Element 1
0.008
0.064
1.544
2.048
6.312
19.44
See Data Sheet
See Data Sheet/
-
See All T/E Carrier & Packetized Products (102)

Key Specifications:  Equalizers (Cable and Circuit Board)
Part Number Data Rate
(Mbps)
Data Rate
(Mbps)
Max. Reach @ Max. Data Rate VSUPPLY
(V)
I/O Type Channels Rx Eq. @ Max. Rate
(dB)
Tx Eq. @ Max. Rate
(dB)
Package/Pins Smallest Available Pckg.
(mm2)
Oper. Temp.
(°C)
min max typ typ max w/pins
MAX3982  1000 4250
1m FR4
15m Cable
3.3 CML 1 12 14
TQFN/16
9.6 0 to +85
See All Equalizers (Cable and Circuit Board) (18)

Key Specifications:  GPS Receivers
Part Number Ref. Clock Freq.
(MHz)
IF fOUT
(MHz)
IF Output Bits Noise Figure
(dB)
VSUPPLY
(V)
ISUPPLY
(mA)
Applications Solutions Band/ Freq.
(MHz)
Features Footprint
(mm x mm)
Package/Pins Smallest Available Pckg.
(mm2)
Industry Qualified RoHS Available
CMOS typ max w/pins
MAX2769  8 to 44 2.5 1 to 3 1.4 2.7 to 3.3 10
GLONASS
GPS
Gailileo
Cellular Handsets
Personal Navigation Devices
Smart Phones
1550 to 1610
1.4dB Cascaded Noise Figure
Dual-Input LNA Supports Active and Passive Antenna
Low-IF, Zero-IF, Software DSP Interfaces
5.0 x 5.0
TQFN/28
26 Automotive - General Yes
See All GPS Receivers (3)

Key Specifications:  High-Speed Interconnect (Differential Signaling)
Part Number Features Signal Type Signal Type Functions Rx Tx Data Rates
(Mbps)
tPD
(ps)
VSUPPLY
(V)
Rx Tx max
MAX9450  - - LVPECL - - 2 - -
2.5
3.3
MAX9390 
Anything Inputs
Cross-Flow Pinout
High-Level Input Fail-Safe Detection
CML
HSTL
LVDS
LVPECL
LVDS Switch 4 4 - 565 3.3
MAX9391 
Anything Inputs
Cross-Flow Pinout
Low-Level Input Fail-Safe Detection
CML
HSTL
LVDS
LVPECL
LVDS Switch 4 4 - 565 3.3
MAX9160 
Fail-Safe Inputs
High-ESD Rating
Integrated Output Termination
Rx Hi-Z at Power-Off
Tx Hi-Z Enable Pins
CMOS
LVDS
LVTTL
CMOS
LVTTL
Fan-Out Buffer 2 14 - 9000 3.3
MAX9180 
Fail-Safe Inputs
Rx/Tx Hi-Z at Power-Off
LVDS LVDS Buffer 1 1 400 2800 3.3
MAX9153 
Fail-Safe Inputs
Tx Hi-Z at Power-Off
LVDS LVDS Fan-Out Buffer 1 10 800 3300 3.3
MAX9154  Tx Hi-Z at Power-Off LVPECL LVDS Fan-Out Buffer 1 10 800 3300 3.3
MAX9382  Guaranteed Min. Output Short-Pulse Duration
ECL
PECL
ECL
PECL
Phase Frequency Detector 2 1 - 1360 5
MAX9383  Guaranteed Min. Output Short-Pulse Duration
ECL
PECL
ECL
PECL
Phase Frequency Detector 2 1 - 1360 5
MAX9129 
Flow-Through Pinout
Tx Hi-Z Enable Pins
Tx Hi-Z at Power-Off
CMOS
LVTTL
LVDS Level Translator 4 4 200 3000 3.3
MAX9206 
Auto Clock Recovery
Fail-Safe Inputs
Fast Pseudo Random Lock
Standalone Deserializer
LVDS
CMOS
LVTTL
Deserializer 1 10 400 - 3.3
MAX9208 
Auto Clock Recovery
Fail-Safe Inputs
Fast Pseudo Random Lock
Standalone Deserializer
LVDS
CMOS
LVTTL
Deserializer 1 10 600 - 3.3
MAX9152 
Pin-Programmable Configuration
Pin-Programmable Output Resistance
LVDS
LVPECL
LVDS Switch 2 2 800 3400 3.3
MAX9205 
Programmable Active Edge on Input Latch
Standalone Serializer
CMOS
LVTTL
LVDS Serializer 10 1 400 - 3.3
MAX9207 
Programmable Active Edge on Input Latch
Standalone Serializer
CMOS
LVTTL
LVDS Serializer 10 1 660 - 3.3
MAX9150 
Fail-Safe Inputs
Low Power Shutdown Mode
Rx Hi-Z at Power-Off
LVDS LVDS Fan-Out Buffer 1 10 400 3500 3.3
See All High-Speed Interconnect (Differential Signaling) (133)

Key Specifications:  Oscillator Modules
Part Number Freq. Osc. Type Tuning Adjustment Type Freq. Output Type Frequency Stability
(±ppm/yr)
Frequency Stability
(±ppm/yr)
Frequency Stability
(±ppm)
VSUPPLY
(V)
-40 to +85°C vs. VCC vs. Aging
DS4026 
12.8MHz
19.44MHz
20MHz
38.88MHz
40MHz
51.84MHz
TCXO Digital CMOS Push-Pull 1 ±2 (max) 2 (2-15 Years) 3.3 ±5%
See All Oscillator Modules (28)

Key Specifications:  Timing Card and Line Card ICs
Part Number Indep. DPLLs Input Clocks Diff. Input Clocks Output Clocks Diff. Output Clocks fCLKIN fCLKOUT DS1/E1/J1 Rcvrs. DS1/E1/J1 Xmtrs. DPLL BW
(Hz)
DPLL BW
(Hz)
Smallest Available Pckg.
(mm2)
min max max w/pins
DS3100  2 14 2 11 3
2kHz and 4kHz
N x 19.44MHz
N x 8kHz up to 155.52MHz
N x DS1
N x E1
2kHz
6.48MHz
8kHz
25.00MHz
51.84MHz
62.5MHz
125.00MHz
155.52MHz
311.04MHz
DS3
E3
N x 19.44MHz
N x DS1
N x DS2
N x E1
2 2 0.0005 70 289
DS3101  0 0
See All Timing Card and Line Card ICs (6)

Key Specifications:  TDM-Over-Packet
Part Number Integrated T1/E1 LIU+Framer T1/E1/Serial Streams T3/E3, STS-1 Serial Ports Mapping Methods PSN Encapsulation Protocols 10/100 MAC Interface Processor Interface Package/Pins Smallest Available Pckg.
(mm2)
RoHS Available
max w/pins
DS34T101  1 1 1
AAL1
CESoPSN
HDLC
SAToP
Structured
Structured with CAS
TDMoIP
Unstructured
L2TPv3 (IPv4, IPv6)
MEF-8
MPLS
RTP
UDP (IPv4, IPv6)
MII
RMII
SSMII
16-Bit
32-Bit
SPI
BGA/484
529 Yes
DS34T102  2 2
BGA/484
DS34T104  4 4
BGA/484
DS34T108  8 8
BGA/484
See All TDM-Over-Packet (9)



        •         •         •     Privacy Policy     •     Legal Notices

    Copyright © 2009 by Maxim Integrated Products