QuickView

Technical Documents

Ordering Info

More Information

User Comments (0)

All

Status

Active: In Production.

Description

FULL DATA SHEET (PDF, 396kB) Download   E-Mail The MAX3624A is a low-jitter precision clock generator optimized for networking applications. The device integrates a crystal oscillator and a phase-locked loop (PLL) clock multiplier to generate high-frequency clock outputs for Ethernet, Fibre Channel, SONET/SDH, and other networking applications. Maxim's proprietary PLL design features ultra-low jitter (0.36psRMS) and excellent power-supply noise rejection, minimizing design risk for network equipment. The MAX3624A has three LVPECL outputs and one LVCMOS output. Selectable output dividers and a selectable feedback divider allow a range of output frequencies.

Key Features		Applications/Uses
Crystal Oscillator Interface: 19.375MHz to 27MHz CMOS Input: 19MHz to 40.5MHz Output Frequencies Ethernet: 62.5MHz, 125MHz, 156.25MHz, 312.5MHz Fibre Channel: 106.25MHz, 159.375MHz, 212.5MHz, 318.5MHz SONET/SDH: 77.76MHz, 155.52MHz, 311.04MHz Low Jitter 0.14psRMS (1.875MHz to 20MHz) 0.36psRMS (12kHz to 20MHz) Excellent Power-Supply Noise Rejection No External Loop Filter Capacitor Required		Ethernet Networking Equipment Fibre Channel Storage Area Network SONET/SDH Network

Diagram

Block Diagram

Didn't Find What You Need?

Next Day Product Selection Assistance from Applications Engineers Parametric Search Applications Help

QuickView

Technical Documents

Ordering Info

More Information

Description   Key Features   Applications/Uses   Key Specifications   Diagram

Data Sheet   Application Notes   Design Guides   Engineering Journals   Reliability Reports   Software/Models   Evaluation Kits

Price and Availability   Samples   Buy Online   Package Information   Lead-Free Information

Related Products   Notes and Comments   Evaluation Kits