QuickView

Technical Documents

Ordering Info

More Information

User Comments (0)

All

Status

Active: In Production.

Description

FULL DATA SHEET (PDF, 396kB) Download   E-Mail The MAX3679A is a low-jitter precision clock generator with the integration of three LVPECL and one LVCMOS outputs optimized for Ethernet applications. The device integrates a crystal oscillator and a phase-locked loop (PLL) clock multiplier to generate high-frequency clock outputs for Ethernet applications. Maxim's proprietary PLL design features ultra-low jitter (0.36psRMS) and excellent power-supply noise rejection, minimizing design risk for network equipment.

Key Features		Applications/Uses
Crystal Oscillator Interface: 25MHz CMOS Input: 25MHz Output Frequencies for Ethernet 62.5MHz, 125MHz, 156.25MHz, 312.5MHz Low Jitter 0.14psRMS (1.875MHz to 20MHz) 0.36psRMS (12kHz to 20MHz) Excellent Power-Supply Noise Rejection No External Loop Filter Capacitor Required		Ethernet Networking Equipment

Diagram

Typical Application Circuit

Didn't Find What You Need?

Next Day Product Selection Assistance from Applications Engineers Parametric Search Applications Help

QuickView

Technical Documents

Ordering Info

More Information

Description   Key Features   Applications/Uses   Key Specifications   Diagram

Data Sheet   Application Notes   Design Guides   Engineering Journals   Reliability Reports   Software/Models   Evaluation Kits

Price and Availability   Samples   Buy Online   Package Information   Lead-Free Information

Related Products   Notes and Comments   Evaluation Kits