ENGLISH 简体中文 日本語 한국어  

    Login | Register 


   
 
Enter keywords or part number    



MAX3673
Low-Jitter Frequency Synthesizer with Selectable Input Reference

Industry's Best Jitter Performance Exceeds SerDes Reference Clock Specification


  QuickView     Technical Documents     Ordering Info     More Information     User Comments (0)     All  
Status
Active: In Production.

Description
FULL DATA SHEET (PDF, 444kB)
Download this datasheet in PDF formatDownload   Send this datasheet to any email addressE-Mail
The MAX3673 is a low-jitter frequency synthesizer that accepts two reference clock inputs and generates nine phase-aligned outputs. The device features 40kHz jitter transfer bandwidth, 0.3psRMS (12kHz to 20MHz) integrated phase jitter, and best-in-class power-supply noise rejection (PSNR), making it ideal for jitter cleanup, frequency translation, and clock distribution in wireless base-station applications.

The MAX3673 operates from a single +3.3V supply and typically consumes 400mW. The IC is available in an 8mm x 8mm, 56-pin TQFN package, and operates from -40°C to +85°C.

An evaluation kit is available:  MAX3673EVKIT  

Key Features   Applications/Uses
  • Two Reference Clock Inputs: LVPECL
  • Nine Phase-Aligned Clock Outputs: LVPECL
  • Input Frequencies: 61.44MHz, 122.88MHz, 245.76MHz, 307.2MHz
  • Output Frequencies: 61.44MHz, 122.88MHz, 153.6MHz, 245.76MHz, 307.2MHz
  • Low-Jitter Generation: 0.3psRMS (12kHz to 20MHz)
  • Clock Failure Indicator for Both Reference Clocks
  • External Feedback Provides Zero-Delay Capability
  • Low Output Skew: 20ps Typical

 
  • 3G Wireless Base Stations
  • Clock Distribution
  • Frequency Translation
  • Jitter Cleanup

    Key Specifications:  Clock Generators
    Part Number Applications fIN
    (MHz)
    fIN
    (MHz)
    fOUT
    (MHz)
    fOUT
    (MHz)
    Fixed or Continuous Frequency Output Levels Out-
    puts
    PLLs Spread Spectrum Output Jitter
    (ps)
    VSUPPLY
    (V)
    Package/Pins Price
    min max min max RMS See Notes
    MAX3673 NEW!
    3G Wireless Base Stations
    Clock Distribution
    Frequency Translation
    Jitter Cleanup
    61.44 307.2 61.44 307.2 Fixed LVPECL 9 1 No 0.3 3.3
    TQFN/56
    $10.85 @1k
    See All Clock Generators (27)

    Diagram
    MAX3673: Functional Diagram
    Functional Diagram

    Didn't Find What You Need?
  • Next Day Product Selection Assistance from Applications Engineers
  • Parametric Search
  • Applications Help
  •  QuickView   Technical Documents   Ordering Info   More Information  
     Description 
     Key Features 
     Applications/Uses 
     Key Specifications 
     Diagram 

     Data Sheet 
     Application Notes 
     Design Guides 
     Engineering Journals 
     Reliability Reports 
     Software/Models 
     Evaluation Kits 

     Price and Availability 
     Samples 
     Buy Online 
     Package Information 
     Lead-Free Information 

     Related Products 
     Notes and Comments 
     Evaluation Kits 

    Document Ref.: 19-4442; Rev 0; 2009-02-10
    This page last modified: 2009-07-08


            •         •         •     Privacy Policy     •     Legal Notices

        Copyright © 2009 by Maxim Integrated Products