QuickView - MAX19515 Dual-Channel, 10-Bit, 65Msps ADC

ENGLISH • 简体中文 • 日本語 • 한국어


Enter keywords or part number

What's New

Maxim > Products > [High-Speed Data Converters]

MAX19515 Dual-Channel, 10-Bit, 65Msps ADC

10-Bit, 65Msps Dual ADC Provides 60dBFS SNR and 85dBFS SFDR at 43mW per Channel

QuickView Technical Documents Ordering Info More Information User Comments (0) All

Description

FULL DATA SHEET (PDF, 304kB)

Download E-Mail

The MAX19515 dual-channel, analog-to-digital converter (ADC) provides 10-bit resolution and a maximum sample rate of 65Msps.

The MAX19515 analog input accepts a wide 0.4V to 1.4V input common-mode voltage range, allowing DC-coupled inputs for a wide range of RF, IF, and baseband front-end components. The MAX19515 provides excellent dynamic performance from baseband to high input frequencies beyond 400MHz, making the device ideal for zero-intermediate frequency (ZIF) and highintermediate frequency (IF) sampling applications. The typical signal-to-noise ratio (SNR) performance is 60.1dBFS and typical spurious-free dynamic range (SFDR) is 82dBc at f_IN = 70MHz and f_CLK = 65MHz.

The MAX19515 operates from a 1.8V supply. Additionally, an integrated, self-sensing voltage regulator allows operation from a 2.5V to 3.3V supply (AVDD). The digital output drivers operate on an independent supply voltage (OVDD) over the 1.8V to 3.5V range. The analog power consumption is only 43mW per channel at V_AVDD = 1.8V. In addition to low operating power, the MAX19515 consumes only 1mW in power-down mode and 15mW in standby mode.

Various adjustments and feature selections are available through programmable registers that are accessed through the 3-wire serial-port interface. Alternatively, the serial-port interface can be disabled, with the three pins available to select output mode, data format, and clock-divider mode. Data outputs are available through a dual parallel CMOS-compatible output data bus that can also be configured as a single multiplexed parallel CMOS bus.

The MAX19515 is available in a small 7mm x 7mm 48-pin thin QFN package and is specified over the -40°C to +85°C extended temperature range.

Refer to the MAX19505, MAX19506, and MAX19507 data sheets for pin- and feature-compatible 8-bit, 65Msps, 100Msps, and 130Msps versions, respectively. Refer to the MAX19516 and MAX19517 data sheets for pin- and feature-compatible 10-bit, 100Msps and 130Msps versions, respectively.

NOTE: This product requires use of the following:

MAX19505/06/0715/16/17 EVKIT Software

Key Features

Applications/Uses

Very-Low-Power Operation (43mW/Channel at 65Msps)
1.8V or 2.5V to 3.3V Analog Supply
Excellent Dynamic Performance
- 60.1dBFS SNR at 70MHz
- 82dBc SFDR at 70MHz
User-Programmable Adjustments and Feature Selection through an SPI™ Interface
Selectable Data Bus (Dual CMOS or Single Multiplexed CMOS)
DCLK Output and Programmable Data Output Timing Simplifies High-Speed Digital Interface
Very Wide Input Common-Mode Voltage Range (0.4V to 1.4V)
Very High Analog Input Bandwidth (> 850MHz)
Single-Ended or Differential Analog Inputs
Single-Ended or Differential Clock Input
Divide-by-One (DIV1), Divide-by-Two (DIV2), and Divide-by-Four (DIV4) Clock Modes
Two's Complement, Gray Code, and Offset Binary Output Data Format
Out-of-Range Indicator (DOR)
CMOS Output Internal Termination Options (Programmable)
Reversible Bit Order (Programmable)
Data Output Test Patterns
Small 7mm x 7mm 48-Pin Thin QFN Package with Exposed Pad

	Digital Set-Top Boxes
	IF and Baseband Communications, Including Cellular Base Stations and Point-to-Point Microwave Receivers
	Portable Instrumentation and Low-Power Data Acquisition
	Ultrasound and Medical Imaging

Key Specifications: High-Speed ADCs (> 5Msps)

Part Number

Input Channels

Features

Resolution (Bits)

Sample Rate (max) (Msps)

AC Specs @ f_IN (MHz)

SFDR (dBc)

SINAD (dB)

SNR (dB)

THD (db)

INL (±LSB)

DNL (±LSB)

Full-Power BW (MHz)

Typ. Supply Current (mA)

Data Bus Interface

Smallest Available Package (max w/pins) (mm²)

Price^**

MAX19515

•	DCLK Output Programmable Data Output Timing

•	Selectable Data Bus

59.6

60.1

-79

0.25

0.2

850

Selectable Dual/Mux'd CMOS

$7.50 @ 1k

See All High-Speed ADCs (> 5Msps) (77)

Notes:
^**This pricing is BUDGETARY, for comparing similar parts. Prices are in U.S. dollars and subject to change. Quantity pricing may vary substantially and international prices may differ due to local duties, taxes, fees, and exchange rates. For volume-specific prices and delivery, please see the price and availability page or contact an authorized distributor.

Didn't Find What You Need?

Next Day Product Selection Assistance from Applications Engineers
Parametric Search
Applications Help

QuickView Technical Documents Ordering Info More Information

Description
Key Features
Applications/Uses
Key Specifications
Diagram

Data Sheet
Application Notes
Design Guides
Engineering Journals
Reliability Reports
Software/Models
Evaluation Kits

Price and Availability
Samples
Buy Online
Package Information
Lead-Free Information

Related Products
Notes and Comments
Evaluation Kits

Document Ref.: 19-4195; Rev 1; 2008-12-02
This page last modified: 2009-02-17