ENGLISH 简体中文 日本語 한국어  

    Login | Register 


   
 
Enter keywords or part number    



MAXQ1103
High-Performance Secure RISC Microcontroller

Industry's Highest Security, 32-Bit Microcontroller for Financial, Government, and IP Protection Applications


  QuickView     Technical Documents     Ordering Info     More Information     User Comments (0)     All  
Description
ABRIDGED DATA SHEET (PDF, 64kB)
Download this datasheet in PDF formatDownload   Send this datasheet to any email addressE-Mail Request Full Data Sheet
The MAXQ1103 microcontroller is a low-power, 32-bit RISC device that combines high-performance, single-cycle processing, sophisticated tamper-detection technology, and cryptographic hardware. Advanced security features are designed to meet the stringent requirements of regulations such as ITSEC E3 High, FIPS 140-2 Level 3, and the Common Criteria Certifications. The MAXQ1103 is targeted at electronic commerce, banking, and data security systems that require the highest levels of secure access control, secure data storage, digital signature, or certificate authentication. A secure memory protection unit protects critical internal and external memory against tampering with triple-DES (3DES) encryption. Tamper sensors instantly zeroize critical encryption keys when physical intrusion is detected.

A 32-bit MAXQ30 core powers the cryptographically secure MAXQ1103. Applications are supported with 512KB of high-performance internal flash memory for code/data storage and 32KB SRAM. Up to 8MB of additional external program and data memory is supported through a dedicated word-wide memory bus with programmable wait states. Additional peripherals such as serial I/O, 16-bit timers, hardware math accelerator, ISO 7816 UART, and a USB controller increase system utility while reducing component count.

System security is enhanced by the addition of high-speed cryptographic hardware accelerators for ECDSA, DSA, RSA, Secure Hash Algorithm, and triple-key 3DES. The embedded hash engine supports multiple hash functions recommended by the National Institute of Standards and Technology (NIST). The true hardware random-number generator (RNG) supports FIPS 186-2 with an available software library.

Note: Designers must have following documents to fully use all the features of this device. This data sheet contains pin descriptions, feature overviews, and electrical specifications. Errata sheets contain deviations from published specifications. The user's guides offer detailed information about device features and operation.

Key Features   Applications/Uses
  • High-Performance 32-Bit MAXQ30 RISC Core
  • DC to 25MHz Operation, Approaching 1MIPS per MHz
  • Dual 1.8V Core/3.3V I/O Enables Low Power/Flexible Interfacing
  • Up to 55MHz Cryptography Engine Execution to Reduce Processing Time
  • On-Chip 2x/4x Clock Multiplier
  • 5V Tolerant I/O
  • Up to 32 General-Purpose I/O Pins
  • 34 Instructions, Most Single Cycle
  • Three Independent Data Pointers Accelerate Data Movement with Automatic Increment/Decrement
  • Virtually Unlimited Software Stack
  • 16-Bit Instruction Word, 32-Bit Internal Data Bus
  • 16 x 32-Bit Accumulators
  • 16 x 16 Multiply-Accumulate Unit
  • CRC-16, CRC-32 Generator
  • Security Features
    • 3DES-Encrypted External Memory Bus Prevents Eavesdropping
    • External Memory Integrity Checking
    • Tamper Sensors Instantaneously "Zeroize" Internal Keys and User Data When:
      • Out-of-Range Temperature/Voltage Detected
      • User-Defined Self-Destruct Inputs (SDIx) Activated
    • Internal Cryptographic Hardware Includes:
      • DES Engine Supporting Single DES and 2/3-Key 3DES Operations
      • Public-Key Cryptographic Accelerator for ECDSA (160-, 192-, and 256-Key Strength)
      • Public-Key Cryptographic Accelerator for DSA and RSA (1024- and 2048-Key Strength)
      • Hardware Hash Engine Supports SHA-1, SHA-224, SHA-256
    • Unresettable True-Time Clock Self-Imposes Expiration Dates and Date/Timestamping
  • Memory Features
    • Secure Memory Management Unit and 4KB Instruction Cache
    • 512KB of Internal Flash Program Memory
    • 3KB Internal Program Memory SRAM
    • 32KB Internal Data SRAM, Including 1KB Battery-Backed NV SRAM
    • Linear Address Space Directly Accesses Up to 8MB of External Program/Data Memory
  • Peripheral Features
    • USB Device Controller with Four Endpoint Buffers
    • ISO 7816 UART with FIFO with Two Physically Separate Communication Buses
    • Two General Purpose UART
    • Four 16-bit Timers
  • Power Management Features
  • In-System Programming Through Debug Port or Serial Port
  • Ultra-Low Battery Leakage to Support NV RAM and Security Sensors (150nA)

 
  • ATM Keyboards
  • Certificate Authentication
  • Electronic Commerce
  • Electronic Signature Generator
  • EMV™ Banking
  • Pay-per-Play
  • PCI Terminals
  • PIN Pads
  • Secure Access Control
  • Secure Data Storage

    Key Specifications:   Secure Microcontrollers
    Part Number CPU Core Max. Core Clock Speed (MHz) Internal Flash (Bytes) Internal SRAM (Bytes) Battery-Backed NV SRAM (Bytes) External Memory Support External Memory Encryption Serial Ports ISO-7816 UART USB SPI Bus I2C Bus GPIO Pins (max) User Encryption Timers Real-Time Clock RNG Battery Leakage (µA) Features Package Smallest Available Package (max w/pins) (mm2)
    MAXQ1103  MAXQ30 (RISC) 25 512k 32k 1k Int. NOR Flash
    SRAM
    3DES User Defined 2 1 1 x Device Port No No 32 DES/3DES
    RSA/DSA/ECDSA
    SHA-1/SHA-2
    4 Yes Yes 0.15
    CRC Engine
    External Code integrity Checker
    Internal 55MHz and 20MHz OSC
    JTAG Port
    Memory Protection Unit
    Multiply Accumulate Unit
    PLL
    Tamper Sensors
    Three Independent Data Pointers
    Watchdog
    TQFP/144 493
    See All Secure Microcontrollers (8)

    Didn't Find What You Need?
  • Next Day Product Selection Assistance from Applications Engineers
  • Parametric Search
  • Applications Help
  •  QuickView   Technical Documents   Ordering Info   More Information  
     Description 
     Key Features 
     Applications/Uses 
     Key Specifications 
     Diagram 

     Data Sheet 
     Application Notes 
     Design Guides 
     Engineering Journals 
     Reliability Reports 
     Software/Models 
     Evaluation Kits 

     Price and Availability 
     Samples 
     Buy Online 
     Package Information 
     Lead-Free Information 

     Related Products 
     Notes and Comments 
     Evaluation Kits 

    Rev 2; 2008-08-14
    This page last modified: 2009-02-27


            •         •         •     Privacy Policy     •     Legal Notices

        Copyright © 2009 by Maxim Integrated Products