ENGLISH 简体中文 日本語 한국어  

DS4M125, DS4M133, DS4M200
3.3V Margining Clock Oscillator with LVPECL/LVDS Output

Industry's First Wideband Frequency Margining Crystal Oscillator Allows Production Margin Testing


  QuickView     Technical Documents     Ordering Info     More Information     All  
Description
FULL DATA SHEET (PDF, 156kB)
Download this datasheet in PDF formatDownload   Send this datasheet to any email addressE-Mail


The DS4M125/DS4M133/DS4M200 are margining clock oscillators with LVPECL or LVDS outputs. They are designed to fit in a 5mm x 3.2mm ceramic package with an AT-cut fundamental-mode crystal to form a complete clock oscillator. The circuit can generate the following frequencies and their ±5% frequency deviations: 125MHz, 133.33MHz, and 200MHz. The DS4M125/DS4M133/DS4M200 employ a low-jitter PLL to generate the frequencies. The typical phase jitter is less than 0.9ps RMS from 12kHz to 20MHz.

Frequency margining is a circuit operation to change the output frequency to 5% higher or 5% lower than the nominal frequency. Frequency margining is accomplished through the margining select pin, MS. This three-state input pin accepts a three-level voltage signal to control the output frequency. In a low-level state, the output frequency is set to the nominal frequency. When set to a high-level state, the frequency output is set to the nominal frequency plus 5%. When set to the mid-level state, the frequency output is equal to the nominal frequency minus 5%. If left open, the MS pin is pulled low by an internal 100kΩ (nominal) pulldown resistor.

The DS4M125/DS4M133/DS4M200 are available with either an LVPECL or LVDS output. The output can be disabled by pulling the OE pin low. When disabled, both OUTP and OUTN levels of the LVPECL driver go to the LVPECL bias voltage, while the output of the LVDS driver is a logical one. The OE input is an active-high logic signal and has an internal 100kΩ pullup resistor. When OE is in a logic-high state, the OUTP and OUTN outputs are enabled.

The devices operate from a single 3.3V supply voltage.

Key Features   Applications/Uses
  • Frequency Margining: ±5%
  • Nominal Clock Output Frequencies: 125MHz, 133.33MHz, and 200MHz
  • Jitter < 0.9ps RMS from 12kHz to 20MHz
  • LVPECL or LVDS Output
  • 3.3V Operating Voltage
  • Operating Temperature Range: -40°C to +85°C
  • Supply Current: < 100mA at 3.3V
  • Excellent Power-Supply Noise Rejection
  • 5mm x 3.2mm Ceramic LCCC Package
  • Output Enable/Disable

 
  • Memory Clocks
  • RAID Systems

    Key Specifications:   Oscillator Modules
    Part Number Frequency Oscillator Type Frequency Output Type Freq. Stability vs. Temp. @-40 to +85°C (±ppm) Frequency Stability vs. Supply Voltage (±ppm/V) Frequency Stability vs. Aging (±ppm) Supply Voltage (V) Package Smallest Available Package (max w/pins) (mm2) Operating Temp. Range (°C) Price**
    DS4M125  125MHz XO LVDS
    LVPECL
    35 ±3 (max) 7 (0-15 Years) 3.3 ±5% LCCC/10 16 -40 to +85 $8.61 @ 1k
    DS4M133  133.33MHz $8.61 @ 1k
    DS4M200  200MHz $10.55 @ 1k
    See All Oscillator Modules (26)
    Notes:
    **This pricing is BUDGETARY, for comparing similar parts. Prices are in U.S. dollars and subject to change. Quantity pricing may vary substantially and international prices may differ due to local duties, taxes, fees, and exchange rates. For volume-specific prices and delivery, please see the price and availability page or contact an authorized distributor.

    Didn't Find What You Need?
  • Next Day Product Selection Assistance from Applications Engineers
  • Parametric Search
  • Applications Help
  •  QuickView   Technical Documents   Ordering Info   More Information  
     Description 
     Key Features 
     Applications/Uses 
     Key Specifications 
     Diagram 

     Data Sheet 
     Application Notes 
     Design Guides 
     Engineering Journals 
     Reliability Reports 
     Software/Models 
     Evaluation Kits 

     Price and Availability 
     Samples 
     Buy Online 
     Package Information 
     Lead-Free Information 

     Related Products 
     Notes and Comments 
     Evaluation Kits 

    2008-01-17
    This page last modified: 2008-05-26



          Privacy Policy    Legal Notices

          Copyright © 2008 by Maxim Integrated Products, Dallas Semiconductor


    ">