ENGLISH 简体中文 日本語 한국어  

MAX3674
High-Performance, Dual-Output, Network Clock Synthesizer

1.6ps Cycle-to-Cycle Jitter and 0.8% Frequency Tuning


  QuickView     Technical Documents     Ordering Info     More Information     All  
Description
FULL DATA SHEET (PDF, 324kB)
Download this datasheet in PDF formatDownload   Send this datasheet to any email addressE-Mail


The MAX3674 is a high-performance network clock synthesizer IC for networking, computing, and telecom applications. It integrates a crystal oscillator, a low-noise phase-locked loop (PLL), programmable dividers, and high-frequency LVPECL output buffers. The PLL generates a high-frequency clock based on a low-frequency reference clock provided by the on-chip crystal oscillator or an external LVCMOS clock. The MAX3674 has excellent period jitter, cycle-to-cycle jitter, and supply noise rejection performance. With output frequencies programmable from 21.25MHz to 1360MHz and support of two differential PECL output signals, the device provides a versatile solution for the most demanding clock applications.

Programming is accomplished through a 2-wire I²C bus or parallel interface that can change the output frequency on demand for frequency margining. Both LVPECL outputs have synchronous stop functionality, and the PLL has a LOCK indicator output. The MAX3674 operates from a +3.3V supply and typically consumes 396mW. The device is packaged in a 48-pin LQFP, and the operating temperature range is from -40°C to +85°C.

Key Features   Applications/Uses
  • 21.25MHz to 1360MHz Programmable PLL Synthesized Output Clocks
  • Two Differential LVPECL-Compatible Outputs
  • Cycle-to-Cycle Jitter 1.6ps RMS and Period Jitter 0.9ps RMS at 500MHz
  • On-Chip Crystal Oscillator or Selectable LVCMOS-Compatible Reference Clock Input
  • Excellent Power-Supply Noise Rejection
  • Parallel or 2-Wire I²C Programming Interface
  • Lock Indicator Output
  • +3.3V Power Supply
  • Power Consumption: 396mW at 3.3V
  • 48-Pin LQFP Pb-Free Package
  • -40°C to +85°C Temperature Range

 
  • Ethernet Network ASIC Clock Generation
  • Frequency Margining
  • Optical Network ASIC Clocking
  • Programmable Clock Source for Server, Computing, or Communication Systems
  • Storage Area Network ASIC Clocking

    Key Specifications:   Clock Generators
    Part Number Nominal Input Reference (Crystal or CLK) (kHz) Output Frequencies (MHz) Output Type Number of Outputs Number of PLLs Programmability Output Jitter (ps) Supply Voltage (V) Package Smallest Available Package (max w/pins) (mm2) RoHS Available Operating Temp. Range (°C) Price*
    MAX3674  NEW! 16000 21.25 to 1360 LVPECL 2 1 Divider Ratio
    I2C
    0.9 (RMS) 3.13 to 3.46 LQFP/48 83 Yes -40 to +85 $6.85 @ 1k
    See All Clock Generators (19)
    Notes:
    *This pricing is BUDGETARY, for comparing similar parts. Prices are in U.S. dollars and subject to change. Quantity pricing may vary substantially and international prices may differ due to local duties, taxes, fees, and exchange rates. For volume-specific prices and delivery, please see the price and availability page or contact an authorized distributor.

    Didn't Find What You Need?
  • Next Day Product Selection Assistance from Applications Engineers
  • Parametric Search
  • Applications Help
  •  QuickView   Technical Documents   Ordering Info   More Information  
     Description 
     Key Features 
     Applications/Uses 
     Key Specifications 
     Diagram 

     Data Sheet 
     Application Notes 
     Design Guides 
     Engineering Journals 
     Reliability Reports 
     Software/Models 
     Evaluation Kits 

     Price and Availability 
     Samples 
     Buy Online 
     Package Information 
     Lead-Free Information 

     Related Products 
     Notes and Comments 
     Evaluation Kits 

    Document Ref.: 19-2483; Rev 0; 2008-01-03
    This page last modified: 2008-01-03




             



       Copyright © 2008 by Maxim Integrated Products, Dallas Semiconductor    Legal Notices    Privacy Policy   

    ">