- 2.3Gsps Maximum DAC Update Rate
- Direct Interface with Maxim HSDCEP Data Source Board Using QSH Connectors
- Proven 12-Layer PCB Design
- On-Board Reference Circuitry
- On-Board Power-On Reset
- On-Board Clock Interface
- 2.3GHz Maximum Clock Rate
- Wideband Output Transformer
- Supports from < 30MHz to > 2000MHz
- Fully Assembled and Tested
- Data Source (FPGA) Board Available (Order HSDCEP)
|
|
|
| Digital IF Generation in X-Band Transmitters
| | Direct Digital Generation of Wideband RF Signals Up to 2GHz
| | Direct Digital Synthesis (DDS)
| | Radar Waveform and LO Signal Synthesis
|
|
|
