ENGLISH 简体中文 日本語 한국어  

    Login | Register 


   
 
Enter keywords or part number    



MAX3991
10Gbps Clock and Data Recovery with Limiting Amplifier

10Gbps Clock and Data Recovery (CDR) with Limiting Amplifier IC for XFP Optical Receivers


  QuickView     Technical Documents     Ordering Info     More Information     User Comments (0)     All  
Status
Active: In Production.

Description
FULL DATA SHEET (PDF, 484kB)
Download this datasheet in PDF formatDownload   Send this datasheet to any email addressE-Mail
The MAX3991 is a 10Gbps clock and data recovery (CDR) with limiting amplifier IC for XFP optical receivers. The MAX3991 and the MAX3992 (CDR with equalizer) form a signal conditioner chipset for use in XFP transceiver modules. The chipset is XFI compliant and offers multirate operation for data rates from 9.95Gbps to 11.1Gbps.

The MAX3991 has 7mVP-P input sensitivity (BER < 10-12), which allows direct connection to a transimpedance amplifier without the use of a stand-alone limiting amplifier. The phase-locked loop (PLL) is optimized for jitter tolerance and provides 0.6UI of high-frequency tolerance in SONET, Ethernet, and Fibre-Channel applications. The MAX3991 output provides 27% margin to the XFP eye mask specification.

An AC-based power detector toggles the loss-of-signal (LOS) output when the input signal swing is below the user-programmed assert threshold. An external reference clock, with frequency equal to 1/64 or 1/16 of the serial data rate is used to aid in frequency acquisition. A loss-of-lock (LOL) indicator is provided to indicate the lock status of the receiver PLL.

The MAX3991 is available in a 4mm x 4mm, 24-pin QFN package. It consumes 350mW from a single +3.3V supply and operates over the 0°C to +85°C temperature range.

An evaluation kit is available:  MAX3991EVKIT, MAX3992EVKIT  

Key Features   Applications/Uses
  • Multirate Operation from 9.95Gbps to 11.1Gbps
  • 7mVP-P Input Sensitivity (BER < 10-12)
  • 0.6UIP-P Total High-Frequency Jitter Tolerance
  • Low-Output Jitter Generation: 7mUIRMS
  • Low-Output Deterministic Jitter: 4.6psP-P
  • XFI-Compliant Output Interface
  • LOS Indicator with Programmable Threshold
  • LOL Indicator
  • Power Dissipation: 350mW

     
  • 10.3Gbps/11.1Gbps Ethernet XFP Transceivers
  • 10.5Gbps Fibre Channel XFP Transceivers
  • 10Gbps DWDM Transceivers
  • 9.95Gbps to 11.1Gbps Optical XFP Modules
  • SONET OC-192/SDH STM-64 XFP Transceivers

    Key Specifications:  Clock and Data Recovery
    Part Number Functions Target Oper. Range
    (Gbps)
    Data Rate
    (Mbps)
    Data Rate
    (Mbps)
    Multirate VSUPPLY
    (V)
    ICC
    (mA)
    I/O Type Input Sens.
    (mV)
    Package/Pins Oper. Temp.
    (°C)
    Price
    min max typ See Notes
    MAX3991  CDR 5 to >10 9950 11100 Yes 3.3 106 CML 7
    TQFN/24
    0 to +85 $15.00 @1k
    See All Clock and Data Recovery (8)

    Diagram
    MAX3991: Typical Application Circuit
    Typical Application Circuit

    Didn't Find What You Need?
  • Next Day Product Selection Assistance from Applications Engineers
  • Parametric Search
  • Applications Help
  •  QuickView   Technical Documents   Ordering Info   More Information  
     Description 
     Key Features 
     Applications/Uses 
     Key Specifications 
     Diagram 

     Data Sheet 
     Application Notes 
     Design Guides 
     Engineering Journals 
     Reliability Reports 
     Software/Models 
     Evaluation Kits 

     Price and Availability 
     Samples 
     Buy Online 
     Package Information 
     Lead-Free Information 

     Related Products 
     Notes and Comments 
     Evaluation Kits 

    Document Ref.: 19-3486; Rev 1; 2005-11-29
    This page last modified: 2009-10-06


            •         •         •     Privacy Policy     •     Legal Notices

        Copyright © 2009 by Maxim Integrated Products