ENGLISH 简体中文 日本語 한국어  

MAX1124
1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications


  QuickView     Technical Documents     Ordering Info     More Information     All  
Description
FULL DATA SHEET (PDF, 448kB)
Download this datasheet in PDF formatDownload   Send this datasheet to any email addressE-Mail


The MAX1124 is a monolithic 10-bit, 250Msps analog-to-digital converter (ADC) optimized for outstanding dynamic performance at high IF frequencies up to 500MHz. The product operates with conversion rates of up to 250Msps while consuming only 477mW.

At 250Msps and an input frequency of 100MHz, the MAX1124 achieves a spurious-free dynamic range (SFDR) of 71dBc. Its excellent signal-to-noise ratio (SNR) of 57.1dB at 10MHz remains flat (within 1dB) for input tones up to 500MHz. This makes the MAX1124 ideal for wideband applications such as digital predistortion in cellular base-station transceiver systems.

The MAX1124 requires a single 1.8V supply. The analog input is designed for either differential or single-ended operation and can be AC- or DC-coupled. The ADC also features a selectable on-chip divide-by-2 clock circuit, which allows the user to apply clock frequencies as high as 500MHz. This helps to reduce the phase noise of the input clock source. A differential LVDS sampling clock is recommended for best performance. The converter's digital outputs are LVDS compatible, and the data format can be selected to be either two's complement or offset binary.

The MAX1124 is available in a 68-pin QFN with exposed paddle (EP) and is specified over the industrial (-40°C to +85°C) temperature range.

See a parametric table of the complete family of pin-compatible, 8-/10-/12-bit high-speed ADCs.

Key Features   Applications/Uses
  • 250Msps Conversion Rate
  • SNR = 56.8dB/55.5dB at fIN = 100MHz/500MHz
  • SFDR = 71dBc/63.8dBc at fIN = 100MHz/500MHz
  • NPR = 54.8dB at fNOTCH = 28.8MHz
  • Single 1.8V Supply
  • 477mW Power Dissipation at 250Msps
  • On-Chip Track-and-Hold and Internal Reference
  • On-Chip Selectable Divide-by-2 Clock Input
  • LVDS Digital Outputs with Data Clock Output
  • Evaluation Kit Available (Order MAX1124EVKIT)

 
  • Cable-Head End Systems
  • Communications Test Equipment
  • Digital Predistortion Receivers
  • Radar and Satellite Subsystems Antenna Array Processing
  • Wireless and Wired Broadband Communication

    Key Specifications:   High-Speed ADCs (> 5Msps)
    Part Number Resolution (Bits) Sample Rate (max) (Msps) Sample Rate (max) (Msps) AC Specs @ fIN (MHz) SFDR (dBc) SINAD (dB) SNR (dB) INL (±LSB) DNL (±LSB) Full-Power BW (MHz) Typ. Supply Current (mA) Data Bus Interface Ref. (V) Input Channels Input Range (V) Supply Voltage (V) EV-Kit RoHS Available Package Smallest Available Package (max w/pins) (mm2) Operating Temp. Range (°C)
    MAX1124  10 250 250 180 68.3 56 56.3 0.8 0.5 600 265 µP/10
    LVDS
    Ext
    Int +1.24
    1 1.25 1.8 Yes Yes QFN/68 100 -40 to +85
    See All High-Speed ADCs (> 5Msps) (81)

    Didn't Find What You Need?
  • Next Day Product Selection Assistance from Applications Engineers
  • Parametric Search
  • Applications Help
  •  QuickView   Technical Documents   Ordering Info   More Information  
     Description 
     Key Features 
     Applications/Uses 
     Key Specifications 
     Diagram 

     Data Sheet 
     Application Notes 
     Design Guides 
     Engineering Journals 
     Reliability Reports 
     Software/Models 
     Evaluation Kits 

     Price and Availability 
     Samples 
     Buy Online 
     Package Information 
     Lead-Free Information 

     Related Products 
     Notes and Comments 
     Evaluation Kits 

    Document Ref.: 19-3029; Rev 1; 2004-03-05
    This page last modified: 2007-08-17




             


          Privacy Policy    Legal Notices

          Copyright © 2008 by Maxim Integrated Products, Dallas Semiconductor


    ">