The MAX3873A is a compact, low-power 2.488Gbps/2.67Gbps clock-recovery and data-retiming IC for SDH/SONET applications. The phase-locked loop (PLL)
recovers a synchronous clock signal from the serial NRZ
data input. The input data is then retimed by this recovered
clock, providing a clean data output. The MAX3873A
meets all SDH/SONET jitter specifications, does not
require an external reference clock to aid in frequency
acquisition, and provides excellent tolerance to both
deterministic and sinusoidal jitter. The MAX3873A provides
a PLL loss-of-lock (active-low LOL) output to indicate whether
the CDR is in lock. The recovered data and clock outputs
are CML with on-chip 50Ω back terminations on each line.
The clock output can be powered down if not used.
The MAX3873A is implemented in Maxim's second-generation
SiGe process and consumes only 260mW at 3.3V
supply (output clock disabled, low output swing). The
device is available in a 4mm x 4mm 20-pin QFN
exposed-pad package and operates from -40°C to +85°C.
Key Features
Applications/Uses
Fully Integrated Clock Recovery and Data Retiming
Power Dissipation: 260mW with +3.3V Supply
Clock Jitter Generation: 5mUIRMS
Exceeds ANSI, ITU, and Bellcore SDH/SONET Jitter Specifications
Notes: **This pricing is BUDGETARY, for comparing similar parts. Prices are in
U.S. dollars and subject to change. Quantity pricing may vary
substantially and international prices may differ due to local
duties, taxes, fees, and exchange rates. For volume-specific prices
and delivery, please see the price and availability page
or contact an authorized distributor.
Download
E-Mail
