ENGLISH 简体中文 日本語 한국어  

    Login | Register 


   
 
Enter keywords or part number    



MAX12558
Dual, 80Msps, 14-Bit, IF/Baseband ADC

Ideal for High-Performance Communication Receivers


  QuickView     Technical Documents     Ordering Info     More Information     User Comments (0)     All  
Status
Active: In Production.

Description
FULL DATA SHEET (PDF, 468kB)
Download this datasheet in PDF formatDownload   Send this datasheet to any email addressE-Mail
The MAX12558 is a dual 3.3V, 14-bit analog-to-digital converter (ADC) featuring fully differential wideband track-and-hold (T/H) inputs, driving internal quantizers. The MAX12558 is optimized for low power, small size, and high dynamic performance in intermediate frequency (IF) and baseband sampling applications. This dual ADC operates from a single 3.3V supply, consuming only 756mW while delivering a typical 71.7dB signal-tonoise ratio (SNR) performance at a 175MHz input frequency. The T/H input stages accept single-ended or differential inputs up to 400MHz. In addition to low operating power, the MAX12558 features a 330µW powerdown mode to conserve power during idle periods.

A flexible reference structure allows the MAX12558 to use the internal 2.048V bandgap reference or accept an externally applied reference and allows the reference to be shared between the two ADCs. The reference structure allows the full-scale analog input range to be adjusted from ±0.35V to ±1.15V. The MAX12558 provides a common-mode reference to simplify design and reduce external component count in differential analog input circuits.

The MAX12558 supports either a single-ended or differential input clock. User-selectable divide-by-two (DIV2) and divide-by-four (DIV4) modes allow for design flexibility and help to reduce the negative effects of clock jitter. Wide variations in the clock duty cycle are compensated with the ADC's internal duty-cycle equalizer (DCE).

The MAX12558 features two parallel, 14-bit-wide, CMOS-compatible outputs. The digital output format is pin-selectable to be either two's complement or Gray code. A separate power-supply input for the digital outputs accepts a 1.7V to 3.6V voltage for flexible interfacing with various logic levels. The MAX12558 is available in a 10mm x 10mm x 0.8mm, 68-pin thin QFN package with exposed paddle (EP), and is specified for the extended (-40°C to +85°C) temperature range.

See a parametric table of the complete family of pin-compatible, 12-/14-bit high-speed ADCs.

Key Features   Applications/Uses
  • Direct IF Sampling Up to 400MHz
  • Excellent Dynamic Performance
    • 74.4dB/71.7dB SNR at fIN = 70MHz/175MHz
    • 84.2dBc/79dBc SFDR at fIN = 70MHz/175MHz
  • 3.3V Low-Power Operation
    • 789mW (Differential Clock Mode)
    • 756mW (Single-Ended Clock Mode)
  • Fully Differential or Single-Ended Analog Input
  • Adjustable Differential Analog Input Voltage
  • 750MHz Input Bandwidth
  • Adjustable, Internal or External, Shared Reference
  • Differential or Single-Ended Clock
  • Accepts 25% to 75% Clock Duty Cycle
  • User-Selectable DIV2 and DIV4 Clock Modes
  • Power-Down Mode
  • CMOS Outputs in Two's Complement or Gray Code
  • Out-of-Range and Data-Valid Indicators
  • Small, 68-Pin Thin QFN Package (10mm x 10mm x 0.8mm)
  • 12-Bit, Pin-Compatible Version Available (MAX12528)
  • Evaluation Kit Available (Order MAX12558EVKIT)

 
  • Digital Set-Top Boxes
  • I/Q Receivers
  • IF and Baseband Communication Receivers: Cellular, LMDS, Point-to-Point Microwave, MMDS, HFC, WLAN
  • Low-Power Data Acquisition
  • Portable Instrumentation
  • Ultrasound and Medical Imaging

    Key Specifications:  High-Speed ADCs (> 5Msps)
    Part Number Input Chan. Resolution
    (bits)
    Sample Rate
    (Msps)
    AC Specs
    (MHz)
    SFDR
    (dBc)
    SINAD
    (dB)
    SNR
    (dB)
    THD
    (dB)
    INL
    (±LSB)
    DNL
    (±LSB)
    Full Pwr. BW
    (MHz)
    ICC
    (mA)
    Data Bus Interface Smallest Available Pckg.
    (mm2)
    max ≥ @ fIN min min min min typ max w/pins
    MAX12558  2 14 80 175 79 70.6 71.7 -77.1 1.4 0.6 750 251 µP/14 102
    See All High-Speed ADCs (> 5Msps) (77)

    Diagram
    MAX12558: Functional Diagram
    Functional Diagram

    Didn't Find What You Need?
  • Next Day Product Selection Assistance from Applications Engineers
  • Parametric Search
  • Applications Help
  •  QuickView   Technical Documents   Ordering Info   More Information  
     Description 
     Key Features 
     Applications/Uses 
     Key Specifications 
     Diagram 

     Data Sheet 
     Application Notes 
     Design Guides 
     Engineering Journals 
     Reliability Reports 
     Software/Models 
     Evaluation Kits 

     Price and Availability 
     Samples 
     Buy Online 
     Package Information 
     Lead-Free Information 

     Related Products 
     Notes and Comments 
     Evaluation Kits 

    Document Ref.: 19-3842; Rev 0; 2005-11-03
    This page last modified: 2009-10-14


            •         •         •     Privacy Policy     •     Legal Notices

        Copyright © 2009 by Maxim Integrated Products