| Generates and detects digital patterns for analyzing and trouble-shooting digital communications systems
|
| Programmable polynomial length and feedback taps for generation of any pseudorandom patterns up to 232 - 1; up to 32 taps can be used in the feedback path
|
| Programmable, user-defined pattern registers for long repetitive patterns up to 512 bytes in length
|
| Large 48-bit count and bit error count registers
|
| Software-programmable bit error insertion
|
| Fully independent transmit and receive paths
|
| 8-bit parallel-control port
|
| Detects polynomial test patterns in the presence of bit error rates up to 10-2
|
| Programmable for serial, 4-bit parallel, or 8-bit parallel data interfaces
|
| Serial mode clock rate is 155MHz; byte mode is 80MHz for a net 622Mbps; OC-3
|
| Available in 44-pin PLCC |