ENGLISH 简体中文 日本語 한국어  

    Login | Register 


   
 
Enter keywords or part number    



MAX9420, MAX9421, MAX9422, MAX9423
Quad Differential LVECL-to-LVPECL Translators


  QuickView     Technical Documents     Ordering Info     More Information     User Comments (0)     All  
Status
Active: In Production.

Description
FULL DATA SHEET (PDF, 352kB)
Download this datasheet in PDF formatDownload   Send this datasheet to any email addressE-Mail
The MAX9420-MAX9423 are extremely fast, low-skew quad LVECL-to-LVPECL translators designed for high-speed signal and clock driver applications. The devices feature ultra-low propagation delay of 336ps and channel-to-channel skew of 17ps.

The four channels can be operated synchronously with an external clock, or in asynchronous mode, determined by the state of the SEL input. An enable input provides the ability to force all the outputs to a differential low state.

These devices operate with a negative supply voltage of -2.0V to -3.6V, compatible with LVECL input signals. The positive supply range is 2.375V to 3.6V for differential LVPECL output signals.

A variety of input and output terminations are offered for maximum design flexibility. The MAX9420 has open inputs and open-emitter outputs. The MAX9421 has open inputs and 50Ω series outputs. The MAX9422 has 100Ω differential input impedance and open-emitter outputs. The MAX9423 has 100Ω differential input impedance and 50Ω series outputs.

The MAX9420-MAX9423 are specified for operation from -40°C to +85°C, and are offered in space-saving 32-pin 5mm x 5mm TQFP and 32-lead 5mm x 5mm QFN packages.

Key Features   Applications/Uses
  • >500mV Differential Output at 3.0GHz Clock
  • 336ps (typ) Propagation Delay in Asynchronous Mode
  • 17ps (typ) Channel-to-Channel Skew
  • Integrated 50Ω Outputs (MAX9421/MAX9423)
  • Integrated 100Ω Inputs (MAX9422/MAX9423)
  • Synchronous/Asynchronous Operation

     
  • Automated Test Equipment (ATE)
  • Central Office Backplane Clock Distribution
  • Data and Clock Driver and Buffer
  • DSLAM Backplane
  • Wireless Base Stations

    Key Specifications:  High-Speed Interconnect (Differential Signaling)
    Part Number Features Signal Type Signal Type Functions Rx Tx tPD
    (ps)
    VSUPPLY
    (V)
    Price
    Rx Tx max See Notes
    MAX9420  Synchronous/Asynchronous Operation LVECL LVPECL Level Translator 4 4 575 3.3 -
    MAX9421 
    Integrated Output Termination
    Synchronous/Asynchronous Operation
    -
    MAX9422 
    Integrated Input Termination
    Synchronous/Asynchronous Operation
    -
    MAX9423 
    Integrated Input Termination
    Integrated Output Termination
    Synchronous/Asynchronous Operation
    -
    See All High-Speed Interconnect (Differential Signaling) (132)

    Diagram
    MAX9420, MAX9421, MAX9422, MAX9423: Functional Diagram
    Functional Diagram

    Didn't Find What You Need?
  • Next Day Product Selection Assistance from Applications Engineers
  • Parametric Search
  • Applications Help
  •  QuickView   Technical Documents   Ordering Info   More Information  
     Description 
     Key Features 
     Applications/Uses 
     Key Specifications 
     Diagram 

     Data Sheet 
     Application Notes 
     Design Guides 
     Engineering Journals 
     Reliability Reports 
     Software/Models 
     Evaluation Kits 

     Price and Availability 
     Samples 
     Buy Online 
     Package Information 
     Lead-Free Information 

     Related Products 
     Notes and Comments 
     Evaluation Kits 

    Document Ref.: 19-2285; Rev 0; 2002-02-19
    This page last modified: 2009-08-18


            •         •         •     Privacy Policy     •     Legal Notices

        Copyright © 2009 by Maxim Integrated Products