ENGLISH 简体中文 日本語 한국어  

    Login | Register 


   
 
Enter keywords or part number    



MAX9401, MAX9404
Quad ECL/PECL Differential Buffers/Receivers


  QuickView     Technical Documents     Ordering Info     More Information     User Comments (0)     All  
Status
Active: In Production.

Description
FULL DATA SHEET (PDF, 360kB)
Download this datasheet in PDF formatDownload   Send this datasheet to any email addressE-Mail
The MAX9401/MAX9404 are extremely fast and low-skew quad ECL/PECL differential buffers/receivers for data and clock signals. The four channels can be operated synchronously with an external clock, or in asynchronous mode, determined by the state of the SEL input. An enable input provides the ability to force all the outputs to a differential low state.

The MAX9401 has high-impedance (open) input and the MAX9404 has an integrated 100Ω differential input termination, which reduces external component count. Both devices have double amplitude swing open emitter outputs suitable for driving long cables. The MAX9401/MAX9404 operate over a VCC - VEE = +3.0V to +5.5V supply range, and are specified for operation from -40°C to +85°C. These devices are offered in space-saving 32-pin 5mm x 5mm QFN exposed-paddle (EP) and TQFP packages.

Key Features   Applications/Uses
  • Differential Double-Swing ECL/PECL Outputs
  • Input Compatible with LVECL/LVPECL
  • Guaranteed 900mV Differential Output at 3.0GHz Clock Rate
  • 365ps Propagation Delay in Asynchronous Mode
  • 10ps Channel-to-Channel Skew in Synchronous Mode
  • Integrated 100Ω Input Terminations (MAX9404)
  • Compatible +3.3V/+5.0V Nominal Supplies
  • Selectable Synchronous/Asynchronous Operation

     

    Key Specifications:  High-Speed Interconnect (Differential Signaling)
    Part Number Features Signal Type Signal Type Functions Rx Tx tPD
    (ps)
    VSUPPLY
    (V)
    Price
    Rx Tx max See Notes
    MAX9401 
    Double Swing Output
    Synchronous/Asynchronous Operation
    ECL
    LVECL
    LVPECL
    PECL
    ECL
    LVECL
    LVPECL
    PECL
    Buffer 4 4 550
    3.3
    5
    -
    MAX9404 
    Double Swing Output
    Integrated Input Termination
    Synchronous/Asynchronous Operation
    -
    See All High-Speed Interconnect (Differential Signaling) (133)

    Diagram
    MAX9401, MAX9404: Functional Diagram
    Functional Diagram

    Didn't Find What You Need?
  • Next Day Product Selection Assistance from Applications Engineers
  • Parametric Search
  • Applications Help
  •  QuickView   Technical Documents   Ordering Info   More Information  
     Description 
     Key Features 
     Applications/Uses 
     Key Specifications 
     Diagram 

     Data Sheet 
     Application Notes 
     Design Guides 
     Engineering Journals 
     Reliability Reports 
     Software/Models 
     Evaluation Kits 

     Price and Availability 
     Samples 
     Buy Online 
     Package Information 
     Lead-Free Information 

     Related Products 
     Notes and Comments 
     Evaluation Kits 

    Document Ref.: 19-2245; Rev 0; 2001-11-28
    This page last modified: 2009-08-18


            •         •         •     Privacy Policy     •     Legal Notices

        Copyright © 2009 by Maxim Integrated Products