An ADC architecture which uses a bank of comparators first to digitize the upper half bits, then uses a digital-to-analog converter (DAC) to subtract that voltage from the input, and then digitizes what remains of the input signal to get the lower half bits. See also: "The ABCs of ADCs," www.maxim-ic.com/an748