Maxim > Products > T/E Carrier and Packetized Communications > DS34S101, DS34S102, DS34S104, ...

DS34S101, DS34S102, DS34S104, DS34S108

Single/Dual/Quad/Octal TDM-Over-Packet Transport Devices

Smallest, Most Robust, Lowest Cost Choice for Delivering TDM Services Over Pseudowires

 Overview   Technical Documents   Ordering Info   Related Products   User Comments (0)   All   


Status Explanations for product status codes

Active: In Production.

Description

These IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC compliant devices allow up to eight E1, T1 or serial streams or one high-speed E3, T3, STS-1 or serial stream to be transported transparently over IP, MPLS or Ethernet networks. Jitter and wander of recovered clocks conform to G.823/G.824, G.8261, and TDM specifications. TDM data is transported in up to 64 individually configurable bundles. All standards-based TDM-over-packet mapping methods are supported except AAL2. Frame-based serial HDLC data flows are also supported. The high level of integration available with the DS34S10x devices minimizes cost, board space, and time to market.
 

Data Sheet

ABRIDGED DATA SHEET
Download this datasheet in PDF formatDownload Rev 3 (PDF, 208kB)
Request Full Data Sheet
An evaluation kit is available: DS34T108DK

Key Features

  • Transport of E1, T1, E3, T3 or STS-1 TDM or CBR Serial Signals Over Packet Networks
  • Full Support for These Mapping Methods: SAToP, CESoPSN, TDMoIP (AAL1), HDLC, Unstructured, Structured, Structured with CAS
  • Adaptive Clock Recovery, Common Clock, External Clock and Loopback Timing Modes
  • On-Chip TDM Clock Recovery Machines, One Per Port, Independently Configurable
  • Clock Recovery Algorithm Handles Network PDV, Packet Loss, Constant Delay Changes, Frequency Changes and Other Impairments
  • 64 Independent Bundles/Connections
  • Multiprotocol Encapsulation Supports IPv4, IPv6, UDP, RTP, L2TPv3, MPLS, Metro Ethernet
  • VLAN Support According to 802.1p and 802.1Q
  • 10/100 Ethernet MAC Supports MII/RMII/SSMII
  • Selectable 32-Bit, 16-Bit or SPI Processor Bus
  • Operates from Only Two Clock Signals, One for Clock Recovery and One for Packet Processing
  • Glueless SDRAM Buffer Management
  • Low-Power 1.8V Core, 3.3V I/O
   
   

Key Specifications:

TDM-Over-Packet
Part Number T1/E1/Serial Streams T3/E3, STS-1 Serial Ports Mapping Methods PSN Encapsulation Protocols 10/100 MAC Interface Processor Interface Package/Pins Smallest Available Pckg.
(mm2)
Budgetary Price
max w/pins See Notes
DS34S101  1 1
AAL1
CESoPSN
HDLC
SAToP
Structured
Structured with CAS
TDMoIP
Unstructured
L2TPv3 (IPv4, IPv6)
MEF-8
MPLS
RTP
UDP (IPv4, IPv6)
MII
RMII
SSMII
16-Bit
32-Bit
SPI
CSBGA/256
289 $29.55 @1k
DS34S102  2
CSBGA/256
289 $34.67 @1k
DS34S104  4
CSBGA/256
289 $42.05 @1k
DS34S108  8
BGA/484
529 $61.38 @1k
See All TDM-Over-Packet (9)
Pricing Notes:
This pricing is BUDGETARY, for comparing similar parts. Prices are in U.S. dollars and subject to change. Quantity pricing may vary substantially and international prices may differ due to local duties, taxes, fees, and exchange rates. For volume-specific prices and delivery, please see the price and availability page or contact an authorized distributor.


Didn't Find What You Need?

Information Index

Rev 3; 2008-11-10
This page last modified: 2011-03-08




Contact Us     |     Privacy Policy     |     Legal Notices
Copyright © 2012 by Maxim Integrated Products