One-to-Four LVCMOS-to-LVPECL Output Clock and Data Driver

1:4, LVCMOS-to-LVPECL, Low-Skew, Low-Jitter, Output Clock and Data Driver Distributes One of Two Single-Ended LVCMOS Inputs to Four Differential LVPECL Outputs