|
|
|
DS21352, DS21552
3.3V DS21352 and 5V DS21552 T1 Single Chip Transceivers
|
Status
Active: In Production.
Description
The DS21352/552 T1 single chip transceiver contains all of the necessary functions for connection to T1 lines whether they are DS1 long haul or DSX-1 short haul. The clock recovery circuitry automatically adjusts to T1 lines from 0 feet to over 6000 feet in length. The device can generate both DSX-1 line build outs as well as CSU line build-outs of -7.5dB, -15dB, and -22.5dB. The onboard jitter attenuator (selectable to either 32 bits or 128 bits) can be placed in either the transmit or receive data paths. The framer locates the frame and multiframe boundaries and monitors the data stream for alarms. It is also used for extracting and inserting robbed-bit signaling data and FDL data. The device contains a set of internal registers which the user can access and control the operation of the unit. Quick access via the parallel control port allows a single controller to handle many T1 lines. The device fully meets all of the latest T1 specifications including ANSI T1.403-1995, ANSI T1.231-1993, AT&T TR 62411 (12-90), AT&T TR54016, and ITU G.703, G.704, G.706, G.823, and I.431.
|
|
Data Sheet
Errata DS21552 21552A4.pdfErrata DS21352 21352_Q352B2.pdfErrata DS21352 21352_Q352A4.pdfErrata DS21552 21552_Q552B1.pdf
|
An evaluation kit is available: DS21352DK
Key Features
- Complete DS1/ISDN-PRI/J1 transceiver functionality
- Long and Short haul LIU
- Crystal-less jitter attenuator
- Generates DSX-1 and CSU line build-outs
- HDLC controller with 64-byte buffers Configurable for FDL or DS0 operation
- Dual two-frame elastic store slip buffers that can connect to asynchronous backplanes up to 8.192MHz
- 8.192MHz clock output locked to RCLK
- Interleaving PCM Bus Operation
- Per-channel loopback and idle code insertion
- 8-bit parallel control port muxed or nonmuxed buses (Intel or Motorola)
- Programmable output clocks for Fractional T1
- Fully independent transmit and receive functionality
- Generates/detects in-band loop codes from 1 to 8 bits in length including CSU loop codes
- IEEE 1149.1 JTAG-Boundary Scan
- Pin compatible with DS2152/54/354/554 SCTs
- 100-pin LQFP package (14 mm x 14 mm) 3.3V (DS21352) or 5V (DS21552) supply; low power CMOS
|
|
|
|
|
|
Key Specifications:
| T/E Carrier & Packetized Products |
| Part Number |
Transmission Standard |
Functions |
Channels |
VSUPPLY
(V) |
Package/Pins |
Smallest Available Pckg.
(mm2) |
Budgetary Price |
| max w/pins |
See Notes |
| DS21352 |
T1/J1 |
Framer + LIU |
1 |
3.3 |
|
100 |
$16.48 @1k |
| DS21552 |
5 |
|
262.4 |
$16.48 @1k |
|
See All T/E Carrier & Packetized Products (100)
|
Pricing Notes:
This pricing is BUDGETARY, for comparing similar parts. Prices are in U.S. dollars and subject to change. Quantity pricing may vary substantially and international prices may differ due to local duties, taxes, fees, and exchange rates. For volume-specific prices and delivery, please see the price and availability page or contact an authorized distributor.
|
|
Diagram
Pin Assignment
Application Notes
| Application Note 307 |
|
DS2152, DS2154, DS2151, DS2153, DS21X5Y and DS2155 Three Channel Drop and Insert |
| Application Note 309 |
|
Interfacing to the Fractional T1 and E1 |
| Application Note 310 |
|
D4 Framing and Signaling |
| Application Note 319 |
|
DS2152, DS2154, DS21x5Y, and DS2155 Interfacing to the MC68360 (QUICC32) |
| Application Note 324 |
|
T1/E1 Network Interface Design |
| Application Note 325 |
|
DS2151, DS2152, DS2153, DS2154 Dallas Single Chip Transceiver Crystal Selection Guide |
| Application Note 336 |
|
Transparent Operation on T1, E1 Framers and Transceivers |
| Application Note 337 |
|
DS2151 Implementation of ANSI T1.231-1993 |
| Application Note 342 |
|
T1/E1 Framer Initialization and Programming |
| Application Note 345 |
|
DS21352/552, DS2151, DS2152, DS2141A, DS21Q42 Programming SLC-96 |
| Application Note 351 |
|
T1/E1 and T3/E3 Transformer Selection Guide |
| Application Note 355 |
|
DS21Q4x, DS215x, and DS21x5y Test Registers |
| Application Note 360 |
|
DS21352/DS21552 versus DS2152 Single Chip Transceiver |
| Application Note 370 |
|
Using RCLK in a BITS/SSU Application |
| Application Note 374 |
|
DS2155 vs. DS21x5y: Software and Hardware Considerations
|
| Application Note 379 |
|
Conversion Between T1 and E1
|
| Application Note 381 |
|
Interfacing the DS2155 to the MPC8260 |
| Application Note 382 |
|
J1 Japanese Standards |
| Application Note 388 |
|
Hitless Protection Switching with 1+1 Redundancy |
| Application Note 391 |
|
NRZ Applications |
| Application Note 394 |
|
HDLC Configuration of Framers and Transceivers |
| Application Note 405 |
|
Power-Fault Protection Layout |
| Application Note 461 |
|
Programming and Controlling the FDL on DS2141A, DS2151 |
| Application Note 2713 |
|
Switching Frame Mode In Live T1 Systems
|
| Application Note 3121 |
|
Selecting a T1/E1/J1 Single-Chip Transceiver |
| Application Note 3208 |
|
Elastic Store Operation |
| Application Note 3349 |
|
T1/E1 Loopback Operation for Maxim T1/E1/J1 Transceivers |
| Application Note 3547 |
|
Measuring Return Loss on T3/E3/STS-1 LIUs |
| Application Note 3760 |
|
Interleaved Bus Operation |
Product Guides
Reliability Reports
Software/Models
Ordering Information
|
Part Number
|
Free
Sample |
Buy |
Status
|
Package:
TYPE PINS FOOTPRINT
DRAWING CODE/VAR *
|
Temp |
RoHS/Lead-Free?
Materials Analysis
|
| DS21352G
|
|
|
Active |
CSBGA;100 pin;100 mm²
Outline Drawing:21-0357 (PDF)
Land Pattern: 90-0332 (PDF)
Use pkgcode/variation: X100-3*
|
0°C to +70°C
|
RoHS/Lead-Free: No
Materials Analysis |
| DS21352GN
|
|
|
Active |
CSBGA;100 pin;100 mm²
Outline Drawing:21-0357 (PDF)
Land Pattern: 90-0332 (PDF)
Use pkgcode/variation: X100-3*
|
-40°C to +85°C
|
RoHS/Lead-Free: No
Materials Analysis |
| DS21352L
|
|
|
Active |
LQFP;100 pin;262.4 mm²
Outline Drawing:21-0297 (PDF)
Land Pattern: 90-0295 (PDF)
Use pkgcode/variation: C100L-3*
|
0°C to +70°C
|
RoHS/Lead-Free: No
Materials Analysis |
| DS21352L+
|
|
|
Active |
LQFP;100 pin;262.4 mm²
Outline Drawing:21-0297 (PDF)
Land Pattern: 90-0295 (PDF)
Use pkgcode/variation: C100L+3*
|
0°C to +70°C
|
RoHS/Lead-Free: Lead Free
Materials Analysis |
| DS21352L-C02
|
|
|
Active |
LQFP;100 pin;262.4 mm²
Outline Drawing:21-0297 (PDF)
Land Pattern: 90-0295 (PDF)
Use pkgcode/variation: C100L-3*
|
0°C to +70°C
|
RoHS/Lead-Free: No
Materials Analysis |
| DS21352LB
|
|
|
Active |
LQFP;100 pin;262.4 mm²
Outline Drawing:21-0297 (PDF)
Land Pattern: 90-0295 (PDF)
Use pkgcode/variation: C100L-3*
|
0°C to +70°C
|
RoHS/Lead-Free: No
Materials Analysis |
| DS21352LB+
|
|
|
Active |
LQFP;100 pin;262.4 mm²
Outline Drawing:21-0297 (PDF)
Land Pattern: 90-0295 (PDF)
Use pkgcode/variation: C100L+3*
|
0°C to +70°C
|
RoHS/Lead-Free: Lead Free
Materials Analysis |
| DS21352LN
|
|
|
Active |
LQFP;100 pin;262.4 mm²
Outline Drawing:21-0297 (PDF)
Land Pattern: 90-0295 (PDF)
Use pkgcode/variation: C100L-3*
|
-40°C to +85°C
|
RoHS/Lead-Free: No
Materials Analysis |
| DS21352LN+
|
|
|
Active |
LQFP;100 pin;262.4 mm²
Outline Drawing:21-0297 (PDF)
Land Pattern: 90-0295 (PDF)
Use pkgcode/variation: C100L+3*
|
-40°C to +85°C
|
RoHS/Lead-Free: Lead Free
Materials Analysis |
| DS21552L
|
|
|
Active |
LQFP;100 pin;262.4 mm²
Outline Drawing:21-0297 (PDF)
Land Pattern: 90-0295 (PDF)
Use pkgcode/variation: C100L-3*
|
0°C to +70°C
|
RoHS/Lead-Free: No
Materials Analysis |
|
Part Number
|
Free
Sample |
Buy |
Status
|
Package:
TYPE PINS FOOTPRINT
DRAWING CODE/VAR *
|
Temp |
RoHS/Lead-Free?
Materials Analysis
|
| DS21552L+
|
|
|
Active |
LQFP;100 pin;262.4 mm²
Outline Drawing:21-0297 (PDF)
Land Pattern: 90-0295 (PDF)
Use pkgcode/variation: C100L+3*
|
0°C to +70°C
|
RoHS/Lead-Free: Lead Free
Materials Analysis |
| DS21552LN
|
|
|
Active |
LQFP;100 pin;262.4 mm²
Outline Drawing:21-0297 (PDF)
Land Pattern: 90-0295 (PDF)
Use pkgcode/variation: C100L-3*
|
-40°C to +85°C
|
RoHS/Lead-Free: No
Materials Analysis |
| DS21552LN+
|
|
|
Active |
LQFP;100 pin;262.4 mm²
Outline Drawing:21-0297 (PDF)
Land Pattern: 90-0295 (PDF)
Use pkgcode/variation: C100L+3*
|
-40°C to +85°C
|
RoHS/Lead-Free: Lead Free
Materials Analysis |
Notes:
- Other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales.
- Didn't Find What You Need? Ask our applications engineers. Expert assistance in finding parts, usually within one business day.
- Part number suffixes: T or T&R = tape and reel; + = RoHS/lead-free; # = RoHS/lead-exempt; -D = drypack; -U/+U on DS parts = cut tape. More: See Full Data Sheet or Maxim Product Naming Conventions.
- * Some packages have variations, listed on the drawing. "PkgCode/Variation" tells which variation the product uses. Note that "+", "#", "-" in the part number suffix describes RoHS status. Package drawings may show a different suffix character.
|
Similar Products by Function
Similar Products by Application
Evaluation Kits
| DS21352DK |
T1 Single-Chip Transceiver Design Kit Daughter Card |
Products with Similar Part Numbers
| DS21352DK |
T1 Single-Chip Transceiver Design Kit Daughter Card |
More Information
Didn't Find What You Need?
Information Index
Rev 1;
2000-12-07
This page last modified: 2009-10-28
|
|
|
Download
E-Mail